HOME > Products > Back-End Semiconductor Equipment > Assembly & Bonding Equipment > Die Bonder > Asmpt Siplace Ca2 >

ASMPT SIPLACE CA2 Chip Assembly and SMT Placement Machine

ASMPT SIPLACE CA2 hybrid placer: 76k cph SMT, 54k cph bare die, ±10μm accuracy, 50-wafer capacity—one machine for SiP, no taping step required.

ASMPT SIPLACE CA2 Chip Assembly and SMT Placement Machine EQUIPMENT IMAGE
Configuration Review Model and installed options
New / Used Supply Subject to project availability
Global Delivery Destination-based assessment
Technical RFQ Package and process matching

The ASMPT SIPLACE CA2 integrated production unit handles combined SMD placement and bare die assembly within a single machine. SiP module production no longer requires separate stations for SMT mounting and die attach, cutting material handling efforts and floor space consumption.

The SIPLACE CA2 picks individual dies directly from diced wafers, removing the pre-die mounting step onto carriers. A dedicated die storage area isolates wafer picking from high-speed placement, so main production continues during wafer lot changeovers. Integrated vision hardware delivers micron-level alignment accuracy for fine-pitch flip chips and delicate bare dies. The unit can be integrated into existing SMT lines without extensive factory modification.

ASMPT SIPLACE CA2 chip assembly and SMT placement machine

Technical Specifications – ASMPT SIPLACE CA2 Chip Assembly and SMT Placement Machine

ParameterSpecification
Machine TypeHybrid SMT & die assembly placement system
Component InputsTape & reel SMD, sawn wafer bare dies
Supported ProcessesSMD placement, direct die attach, flip chip placement
ThroughputUp to 76,000 SMD components/h; up to 54,000 dies/h
Placement Accuracy10 µm @ 3σ
Wafer HandlingMulti-lot management, fast wafer exchange
Core AdvantageNo die taping required, decoupled die buffering, full part traceability
ConveyorSingle-lane / dual-lane configurable
Typical Use CasesSiP modules, flip chip assembly, automotive electronics, 5G/IoT modules, power semiconductor packaging